



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/752,396	12/28/2000	Cheon-Soo Kim	51876P231	9505

8791 7590 03/19/2003

BLAKELY SOKOLOFF TAYLOR & ZAFMAN  
12400 WILSHIRE BOULEVARD, SEVENTH FLOOR  
LOS ANGELES, CA 90025

EXAMINER

NADAV, ORI

ART UNIT	PAPER NUMBER
----------	--------------

2811

DATE MAILED: 03/19/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/752,396

Applicant(s)

KIM ET AL.

Examiner

ori nadav

Art Unit

2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 16 December 2002.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-11 is/are pending in the application.
- 4a) Of the above claim(s) 5-11 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-4 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

Art Unit: 2811

## **DETAILED ACTION**

### ***Drawings***

1. The corrected or substitute drawings were received on 12/16/2002. These drawings are approved by the examiner.

### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which the subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1 and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakayama et al. (6,242,787) in view of Applicant Admitted Prior Art (AAPA).

Regarding claim 1, Nakayama et al. teach in figure 8 and related text (column 12, line 27 to column 13, line 21) a HF power device in an HF transistor comprising a semiconductor layer 116 as a first conductive type, a field area formed in a trench structure 123 (column 8, line 33) on one side of the semiconductor layer; gate electrode 107 formed on a given surface of the semiconductor layer, a channel layer 102 as a second conductive type formed from isolation area 129 to a width containing both sides of the gate electrode, and formed on the surface of the semiconductor layer; a source

Art Unit: 2811

area 104 as the second conductive type formed within the channel layer between one side of the gate electrode and the field area; a drain area 105 as the second conductive type formed on the surface of the semiconductor layer with a given interval from the other side of the gate electrode; a sinker 112 (P+ and P regions) as the first conductive type provided as a column shape of a trench structure for dividing into two source areas by a piercing through the source area, and connected to the semiconductor layer; first metal electrode 110 connected with the source area divided into two source areas and electrically connected to the semiconductor layer through the sinker; and second metal layer electrode 111 coupled with the drain area.

Note that the claimed limitation of a sinker provided as a column shape of a trench structure does not require the sinker to have a trench structure, but only a column shape of a trench structure. Nakayama et al.'s sinker has a column shape, which is the shape of a trench structure. Therefore, Nakayama et al. teach a sinker having a column shape of a trench structure, as claimed.

Nakayama et al. do not teach in the embodiment of figure 8 a channel layer formed from the field area and an LDD area as the second conductive type formed on the surface of the semiconductor layer between the drain area and the gate electrode; Nakayama et al. teach in the embodiment of figure 4 a channel layer N formed from the field area 23 (the channel layer N of LDMOS is formed from the left field area 23).

Art Unit: 2811

AAPA teaches in figure 1 and related text (pages 1-3) an LDD area 18 as the second conductive type formed on the surface of the semiconductor layer between the drain area 19 and the gate electrode 15.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form the channel layer from the field area and to use an LDD area as the second conductive type formed on the surface of the semiconductor layer between the drain area and the gate electrode in Nakayama et al.'s device in order to simplify the processing steps of making the device and in order to improve short channel effects and the electrical characteristics of the device, respectively.

Regarding the process limitations of a channel layer laterally diffuses, as recited in claim 1, and a field area being any one among an oxide film grown in the trench, an oxide film gained by performing a covering on the trench and then by executing a burying there into through a use of a CMP, and a thermal oxide film gained by performing a thermal oxidation for the trench, as recited in claim 4, these would not carry patentable weight in this claim drawn to a structure, because distinct structure is not necessarily produced. Note that a "product by process" claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wertheim, 191 USPQ 90 (209 USPQ

Art Unit: 2811

554 does not deal with this issue); and In re Marosi et al., 218 USPQ 289, all of which make it clear that it is the patentability of the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that the applicant has the burden of proof in such cases, as the above case law makes clear.

4. Claims 2 and 3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakayama et al. and AAPA, as applied to claim 1 above, and further in view of Tihanyi (6,326,656).

Regarding claims 2 and 3, Nakayama et al. and AAPA teach substantially the entire claimed structure, as applied to claim 1 above, except forming a sinker being as one or a plural number of trench structures doped with impurity of the first conductive type on the neighborhood thereof, wherein the trench structure having a burying of polysilicon film based on the first conductive type there into.

Tihanyi teach in figure 1 and related text (column 3, lines 10-18) a sinker 8 being provided as one or a plural number of trench structures doped with impurity of the first conductive type on the neighborhood thereof, wherein the trench structure having a burying of polysilicon film based on the first conductive type there into.

Art Unit: 2811

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form the sinker as one or a plural number of trench structures doped with impurity of the first conductive type on the neighborhood thereof, wherein the trench structure having a burying of polysilicon film based on the first conductive type there into in Nakayama et al. and AAPA's device in order to simplify the processing steps and to improve the characteristics of the device by providing more accurate doping concentration and dimensions of the sinker.

### ***Response to Arguments***

5. Applicant argues that the source area in Nakayama et al.'s device is not divided into two source areas by P+ and P regions.

Source area 104 of Nakayama et al. is located to the left and to the right of P+ and P regions, wherein P+ region separates the two source areas. Therefore, the source area in Nakayama et al.'s device is divided into two source areas by P+ and P regions, as claimed.

6. Applicant argues that Nakayama et al. do not teach in the embodiment of figure 4 a channel layer formed from the field area to a width containing both sides of the gate electrode.

Art Unit: 2811

Nakayama et al. teach in the embodiment of figure 8 a channel layer formed to a width containing both sides of the gate electrode. Nakayama et al. do not teach in the embodiment of figure 4 a channel layer formed from the field area, i.e. extending to the field area. In the embodiment of figure 4, Nakayama et al. teach a channel layer extending to the field area.

### ***Conclusion***

7. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.



Art Unit: 2811

**Papers related to this application may be submitted to Technology center (TC) 2800 by facsimile transmission. Papers should be faxed to TC 2800 via the TC 2800 Fax center located in Crystal Plaza 4, room 4-C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Group 2811 Fax Center number is (703) 308-7722 and 308-7724. The Group 2811 Fax Center is to be used only for papers related to Group 2811 applications.**

Any inquiry concerning this communication or any earlier communication from the Examiner should be directed to *Examiner Nadav* whose telephone number is **(703) 308-8138**. The Examiner is in the Office generally between the hours of 7 AM to 4 PM (Eastern Standard Time) Monday through Friday. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas, can be reached at **(703) 308-2772**.

Any inquiry of a general nature or relating to the status of this application should be directed to the **Technology Center Receptionists** whose telephone number is **308-0956**



O.N.  
March 18, 2003

ORI NADAV  
PATENT EXAMINER  
TECHNOLOGY CENTER 2800